We use the PICPgm Develop Software for writing our codes into the Flash Memory of the PIC Microcontroller. PICPgm is very good open source software for Windows. Works well with Windows 98, XP and Vista. It supports even our JDM based programmer circuit. Here is a Screenshot of the software as you open it (without connecting any hardware circuitry).
Read the rest of this entry »
Many developers will have read Herb Sutter’s article “The Free Lunch is Over” which talks about the future speed increases of CPUs. The good news is that they will get significantly faster, but the bad news is that you won’t see all of the possible performance gains unless you write your application to take advantage of them. Over the last few years the increase in clock speeds has slowed down, and chip manufacturers are focussing more and more on concurrent execution of code. Hyperthreading was the first step, which allows a single processor core to execute two threads in parallel, but the future is multi-core chips which will allow many threads to execute truly independently. Intel is already talking about chips with over a hundred cores, so if your code is single-threaded you may only be using one hundredth of the available processing power!
Read the rest of this entry »
The WWRE has developed a recommended minimum set of technical requirements to help ensure the best possible performance of the Auctions application. The following section outlines the minimum recommended computer requirements for the WWRE®’s member companies and their trading partners. The first two sections, “Internet Access” and “Hardware”, outline recommendations that are to some extent flexible. For example, the WWRE recommends a computer with a CPU clock speed of 400 MHz.
Read the rest of this entry »
23 Sep
Posted by jj as Database
Unisys and Microsoft collaborated on a proof of concept to demonstrate that the Microsoft SQL Server 2005 product suite will support even the most demanding enterprise business intelligence initiatives. The proof of concept shows that SQL Server 2005 can deliver the same or better results for a high-performance enterprise-class data warehouse than the more-costly alternatives.
Read the rest of this entry »
Memory protection
Buffer overrun attacks are among the most common mechanisms, or vectors, for intrusion into computers. In this type of exploit, the attacker sends a long string to an input stream or control – longer than the memory buffer allocated to hold it. The long string injects code into the system, which is executed, launching a virus or worm.
Read the rest of this entry »
09 Sep
Posted by jj as SQL Server
Microsoft uses SAP as its primary Enterprise Resource Planning software. The Microsoft Enterprise Application Services Group depends on a variety of SAP systems for online transaction processing, batch processing and analytical reporting.
Read the rest of this entry »
This First FRU Replacement Notices LCD Replacement Notice Screw Notices System Board Replacement Notice CPU Card Replacement Notice (600E and 770X Only) DC-DC Card Replacement Notice (770X Only) Related Service Information How to Use Error Messages How to Diagnose Multiple FRUs Reset Switch Running a Low-Level Format Service Web Site Passwords Power Management Features Fn Key Combinations Checkout Guide Audio Checkout Diskette Drive Checkout Fan Checkout Indicator LED Checkout Indicator Panel Check Out Keyboard or Auxiliary Input Device Checkout Memory Checkout Modem (DSP) Checkout Port Replicator
Read the rest of this entry »
This Document Conventions Signals Symbols Mathematical Notation Functional Description Introduction Organization of the Functional Description Functional Overview Data Path VMEbus Interface Local Bus Interface Function Bus Request Modes Fair and Demand Modes VMEbus Request Levels Bus Release Modes Bus Clear Enabling Release On Request and Release When Done Ownership Timer Other Bus Release Mechanisms Local Memory Interrupt BI-Mode VMEbus Requester Local and System Reset VMEbus Interrupts Interrupt Generation BI-mode Effects Reset Effects Local Bus Interrupts Interrupt Enabling and Status Local Interrupt Level Mapping interrupt
Read the rest of this entry »